РЕКЛАМА
ИНФОРМАЦИЯ
ПОЛЕЗНЫЕ ССЫЛКИ
HOT! Update Of Intel Roadmap News!

Intel Roadmap News 10/2000 - Part Two, Intel's Future Mobile and Server/Workstation Products

Intel Roadmap News 10/2000 - Part One, Desktop Processors And Chipsets

AMD vs. Intel: The best CPU for MPEG-4.

DDR-SDRAM Has Finally Arrived

AMD Extends Performance Lead With New Athlon and Duron Processor

Intel i820 Chipset Review

Intel's New Weapon - The Coppermine

Tom's Blurb - All Owners of Systems With Intel's i820 Chipset That Don't Use RDRAM Yet Will Now Get It For Free From Intel!

Tom's Blurb: Why We Don't Trust Rambus - Pointing Out Facts, Turning Rumors Into Reality

Intel Admits Problems With Pentium III 1.13 GHz - Production and Shipments Halted

Important Pentium 4 Evaluation Update

Rambler's Top100 Рейтинг@Mail.ru

ПРОЦЕССОРЫ

Intel
Краткое содержание статьи: Equipped with an exciting brand new design Intel's new flagship is getting ready to step out into the open. Get ready for the most controversial x86-processor of all times. Find out if you are the working class kind of guy with Athlon-ambitions or rather the stylish Yuppie that needs Pentium 4 even if it's only to be cool. Here it comes, the battle style against power.

Intel's New Pentium 4 Processor


Редакция THG,  20 ноября 2000
Назад
Вы читаете страницу 9 из 27
Далее


Entering The Execution Pipeline - Pentium 4's Trace Cache, Continued

The below example shows the actual code in the upper box and the actual content of the trace cache in the lower box. Unused code is not stored inside the trace cache.

Intel Pentium 4 Trace Cache Content

From my description of 'µOPs' above you may remember the case when an x86-instruction is rather complex. Then the decoder requires the micro code ROM of the processor to produce a sometimes very long chain of µOPs. In this case the trace cache doesn't get filled up with all of those µOPs. As a placeholder it only contains some kind of flag, which signalizes that the micro instruction sequencer is supposed to supply the µOPs to the next pipeline stage. It is not known how many µOPs per clock the micro instruction sequencer is able to deliver, but it would not be surprising if it is less than the 3 µOPs per clock that the trace cache can send to the next pipeline stage. This can obviously have an important performance impact on the Pentium 4 CPU, which has been tuned for simple instructions, but which seems to suffer from complex ones, as you will see further down as well.

As mentioned in short above, the trace cache can also be of significant benefit in case of a mispredicted branch. In this case the alternative code could already be found in the trace cache. To check if certain code already resides in the trace cache, it has a rather complex structure of tags, indices and cache lines.
Назад
Вы читаете страницу 9 из 27
Далее


СОДЕРЖАНИЕ

Обсуждение в Клубе Экспертов THG Обсуждение в Клубе Экспертов THG


РЕКЛАМА
РЕКОМЕНДУЕМ ПРОЧЕСТЬ!

История мейнфреймов: от Harvard Mark I до System z10 EC
Верите вы или нет, но были времена, когда компьютеры занимали целые комнаты. Сегодня вы работаете за небольшим персональным компьютером, но когда-то о таком можно было только мечтать. Предлагаем окунуться в историю и познакомиться с самыми знаковыми мейнфреймами за последние десятилетия.

Пятнадцать процессоров Intel x86, вошедших в историю
Компания Intel выпустила за годы существования немало процессоров x86, начиная с эпохи расцвета ПК, но не все из них оставили незабываемый след в истории. В нашей первой статье цикла мы рассмотрим пятнадцать наиболее любопытных и памятных процессоров Intel, от 8086 до Core 2 Duo.

ССЫЛКИ
Реклама от YouDo