A Real Nail-Biter: Four Boards With ALi Magik 1

There's No Stopping Them: SiS Beats AMD & Co

VIA Apollo KT266 Revisited - Much Ado About Nothing

The Three Musketeers - Athlon Platforms For 133 MHz FSB

Athlon Boosters - Three AMD 760 Boards for DDR SDRAM

It's Time For DDR: 3 New 760 Athlon Mobos

Can't Touch This! - A Comparison of 46 CPU Coolers

Rambler's Top100 Рейтинг@Mail.ru


Only the Best: 9 Athlon Motherboards With The AMD 760 Chipset
Краткое содержание статьи: Our previous AMD 760 reviews were written by different editors, each with their own test setups at various labs, so it might have been a bit difficult for some of you to get an overview of all boards. For this second update, we not only took the time to retest all candidates using the same test conditions, but we also spent qsome time on performance tuning and extra analyses.

Only the Best: 9 Athlon Motherboards With The AMD 760 Chipset

Редакция THG,  6 августа 2001
Вы читаете страницу 6 из 22
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

Performance Fine-Tuning

Performance Fine-Tuning

A DDR based motherboard has some more memory timing parameters that can be changed in order to influence performance:

PH Limit (Page Hit Limit)
Maximum number of consecutive page hits before choosing a non page hit request.

Idle Limit
AMD recommends 8 cycles.

Row Cycle Time (TRC) - less is better
Minimum time to activation of a bank.

RAS Precharge (TRP)
After reading a memory cell, the information usually gets lost, as the electric charge inside the cell is too small to conserve data integrity. To ensure consistency, data will always be written back into this memory cell. SDRAM requires 2 or 3 cycles precharge time for that.

RAS Active Time (TRAS) - less is better
Latency time before access to a non-addressed row within an open page (time from activate to precharge).

CAS Latency (CL) - less is better
After memory addressing, the system has to wait for the Column Address Strobe (CAS), which initiates the data transfer. Either two or 2.5 clock cycles, depending on the quality of memory (a half clock cycle is only possible with Double Data Rate memory). So far, there is hardly any PC2100 DDR SDRAM with CL2 available.

RAS-to-CAS Delay (TRCD) - less is better
The memory address information (which cell has to be read) is transferred in two steps: First the row address followed by the column address. Between that, the system takes a break of 2 or 3 cycles in order to separate those two values.

Though my testing memory from Micron officially only is a CL 2.5 module, it runs properly at CL2. I used the following settings:

PH Limit: 8
Idle Limit: 8
TRC: 5
TRP: 2

I want to emphasize that these settings are only valid for this particular memory module - they may vary with other types of memory. If you don't know the settings of your RAM, I'd recommend using the AUTO setting. Most BIOS versions try to obtain the timing information from the SPD EEPROM. Since many low-cost DIMMs do not have a properly programmed EEPROM, most motherboards will use the slowest timing settings in order to ensure stable system operation.
Вы читаете страницу 6 из 22
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Обсуждение в Клубе Экспертов THG Обсуждение в Клубе Экспертов THG


История мейнфреймов: от Harvard Mark I до System z10 EC
Верите вы или нет, но были времена, когда компьютеры занимали целые комнаты. Сегодня вы работаете за небольшим персональным компьютером, но когда-то о таком можно было только мечтать. Предлагаем окунуться в историю и познакомиться с самыми знаковыми мейнфреймами за последние десятилетия.

Пятнадцать процессоров Intel x86, вошедших в историю
Компания Intel выпустила за годы существования немало процессоров x86, начиная с эпохи расцвета ПК, но не все из них оставили незабываемый след в истории. В нашей первой статье цикла мы рассмотрим пятнадцать наиболее любопытных и памятных процессоров Intel, от 8086 до Core 2 Duo.

Реклама от YouDo